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[57] ABSTRACT
A system for testing components contained in a signal
conditioning module having a transistor and capacitor
included in a circuit. The system includes a housing
with a socket provided therein, into which the module
to be tested is plugged. A test switch is provided for
selectively connecting a variable load to either a tran-
sistor or capacitor in the circuit for testing the opera-
tion of such. A signal generating circuit is provided for
generating signals for use in testing the components of
the module.
4 Claims, 3 Drawing Figures.
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SIGNAL CONDITIONER TEST SET Another important object of the present invention is
to provide a simple and inexpensive system which can
/-xr.i/-ivi /-.r iKn/r-vi-i-t/->xi be readily used to test the component of modules whichORIGIN .OF INVENTION
 afe sea,ed .„ a synthetic housjng such ag ^ .^ ^
The invention described herein, was made by em- 5 out destroying the housing and module,
ployees of the United States Government, and may be These and other objects and advantages of the inven-
manufactured and used by or for the Government for tion will become apparent upon reference to the fol-
govenmental purposes without the payment of any roy- lowing specification, attendant claims and drawings,
alties thereon or therefor.
 BRIEF DESCRIFnON QF TH£ DRAWINGS
BACKGROUND OF INVENTION
 F1G ,., a perspective view illustrating . front panel
This invention relates to a signal conditioner test set, of a signal conditioner constructed in accordance with
and more particularly to a test set in which signal con- the present invention,
.ditioner modules can be plugged therein for testing. FIG. 2 is a schematic diagram illustrating the circuit
Heretofore, modules have been utilized for feeding 15 included in a particular module that is to be tested, and
signals to computers which would condition the signals
produced by closing switches and the like, to generate FIG. 3 is a schematic diagram illustrating the various
a signal that can be properly handled by a computer. components included in the signal conditioner test set.
iOne problem encountered with such modules is failures >
of certain components included therein, such as capac- 20 Referring in more detail to FIG. 1 of the drawings,
,itors, transistors and other elements. In order to ana- there is illustrated a front panel of a test set constructed
'lyze these modules to determine the cause of the fail- in accordance with the present invention. A module
.ures it has been necessary to send the modules back to which is to be tested, has five pins associated therewith,
>the manufacturer. -which are plugged directly into a socket 10 carried on
The circuit constructed in accordance with the pres- 25 ;the front panel. The socket provided in FIG. 1 is
';ent invention enables an efficient test to be performed adapted to test a module having five pins. However, it
ton the modules in order to analyze the operability of is to be understood that modules of various configura-
the .components contained therein. This is accom- lions can be tested by the tester by use of the auxiliary
iplished by .merely plugging the module into a console, -plugs 12 through 15. The auxiliary plugs may be at-
and by selectively closing switches assigned for testing 30 tached to the pins of a particular socket by means of al-
,the various components, the module can be tested on ligator clips. They are appropriately labeled indicating
•site. one particular use adapted thereto. The components
iOne reason it is desired to know immediately the shown on the front panel in FIG. 1 and the function
.cause of the failure.of a module is that such may be ere- thereof will only be described briefly, since they are de-
,ated by some other component associated with the sys- 35 scribed .in more detail in describing the schematic dia-
tem. Normally, in order to make a completely thorough gram of FIG. 3. Shown next to the signal conditioner
analysis of a particular module.it is necessary to saw the 'socket 10 is a switch 16 which is adapted to be placed
module in half so as to visually observe the compo- in either a low position wherein the functionality of a
inents. This, of course, destroys the module and ire- module is tested. When the switch 16 is placed in the
iquently destroys the component which failed, prevent- <4° "UP" position a capacitor included in the module is
•ing accurate analysis. tested. Directly above the switch 16 is a mode select
c i T x j f M A D V r>c iM\/cM-rir»M switch 18 which can be raised or lowered to select ei-SUMMARY OF INVENTION
 ther a pu|se signa, from a signa, generating source or a
A system for testing components contained in a sig- D.C. signal. Various size loads may be selected by ro-
nal producing module which has a transistor with base 45 tating a load selector switch 20. Also, provided on the
emitter and collector electrodes provided .thereon. front panel are lamps 22 and 24 for indicating whether
First, second and third pins are coupled to the elec- A.C. or D.C. power is applied. There is a power "ON"
.trades while a fourth pin is coupled to one side of a ca- switch 88 and a power "SELECT" switch shifted from
packer included in the circuit. The other side of the ca- an external D.C. power source to an internal power
.pacitor is connected to the base electrode of the tran- source. On the right-hand side of the front panel are
sistor. The system includes a housing having a front three rotatable knobs 28, 30 and 32. These knobs are
panel with sockets provided therein adapted for receiv- included as part of an oscillator for controlling the pe-
ing corresponding pins provided on the module. A sig- nod and duration of the output pulses generated by the
nal generating circuit is provided for producing a signal oscillator. The knob 32 is directly connected to attenu-
in order to test the operability of the module. A switch ating resistor appropriately labeled in FIG. 3 of the
means having a first and second operable position is drawings.
.provided for selectively connecting a variable resis- 'Shown in FIG. 2 is a schematic representation of one
tance load to either the emitter electrode of the transis- particular module that is. to be tested. The input to the
tor or to the capacitor for testing the operability of the module is applied to an input terminal 1, and is fed by
entire modules and the capacitor. An oscilloscope is lead 34 to the cathode side of a diode 36. The anode
coupled to one of the sockets provided on the front side of diode 36 is connected to a pin 4, which is, in
:panel for producing a picture of the wave form appear- turn, coupled to ground. Connected also to the anode
ing at the emitter.electrode. side of diode 36 is the cathode of another diode 38. The
Accordingly, it is an important object of the present
 65 anode of diode 38 is coupled to a junction 40. Also
invention to provide a signal conditioner test set which coupled to junction 40 is the anode of still another
can readily test a sealed module in order to give an ini- diode 42. The diode 42 is interposed in a circuit ex-
tial indication as to the components that fail therein. tending between junction 40 and a junction 44 to which
3,848,190 ',
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a base electrode 46 of a transistor 48 is coupled. The ternal auxiliary power supply, and when such is illurni-
diodes 36, 38 and 42 are isolation diodes which direct nated indicates that there is a D.C. signal present at
the signal coming in over input lead 34 through diode that point in the circuit.
38 to a lead 50. Lead 50 is interposed between junction The D.C. voltage across leads 98 and 96 is then fed
40 and another junction 52. Connected to the other 5 into an oscillator 110 which has coupled to its output
side of junction 52 is a resistor 54 which has its other a double pole-double throw switch 18. The double
side coupled to junction 44 via means of lead 56. Also, pole-double throw switch is provided to either connect
connected to the base electrode 46 of the transistor 48 the output lead 114 from the oscillator to variable resis-
is a capacitor 58. The capacitor 58 is connected be- tor 32 or connect the D.C. bus-line 98 to the variable
tween junctions 60 and 62. Junction 60 is, in turn, cou- 10 resistor 32. When the output lead 114 of the oscillator
pled via means of lead 61 to junction 44. A Zener diode is connected to the variable resistor 32 a chain of pulses
64 is connected in shunt with the capacitor 58, between are produced for testing the module and applied
junction 66 and junction 60. The junction 66 is, in turn, through the variable resistor 32. When the double pole-
connected by means of lead 68 to one side of a resistor double throw switch 18 is in the "UP" position a D.C.
70. The other side of resistor 70 is connected by means 15 signal is applied through the diode 116 to the module
of lead 72 back to junction 52. A common lead 74 is being tested. Therefore, the circuit which includes the
connected between a pin 5 and a junction 76 inter- oscillator and the rectifier acts as a signal generating
posed in lea'd 68 directly above resistor 70. source for generating either a D.C. signal of a predeter-
The transistor 48 has a collector electrode 77 which mined value or a chain of pulses. The attenuating resis-
is coupled by lead 78 to pin 3. An emitter electrode 80 20 tor 32, which may be adjusted to vary the amplitude of
of a transistor 48 is coupled to a pin terminal 2. This either the D.C. signal or the pulse being fed there-
terminal 2 forms'the output for the module. A system through applies these signals through a diode 116 to
test point is also coupled to the emitter electrode 80 by socket 1 on the front panel into which pin 1 of the mod-
means of a lead 82 so that an oscilloscope or the like, ule is plugged. It is noted that the sockets labeled 1, 2,
may be attached to the emitter electrode for observing 25 3, 4
 an(j 5 have auxiliary jacks coupled thereto so that
the operation of the transistor 48. The transistor 48 is modules which have configurations that do not con-
coupled in a conventional signal conditioning manner; form to the configurations of the socket shown on the
that is, an input signal is applied to the base electrode front panel of the tester can be tested by merely using
of the transistor for allowing the transistor to turn on. clips and the like.
When the transistor turns on current flows between the 30 The module is identified by reference character 118
collector and emitter electrodes producing an output in FIG. 3, and has pins 1 through 5 which are plugged
signal on the output terminal 2. The capacitor network into corresponding numbered sockets provided in the
60 around which the Zener diode 64 is connected in plug 10 on the signal conditioner test set.
shunt merely acts as a filter circuit for the transistor. As can be seen, pin 1 is coupled via lead 120 to the
It is to be understood, of course, that each of the pin 35 anode side of diode 116 for receiving either a pulse or
connections labeled 1, 2, 3, 4 and 5 are adapted to be D.C. signal, depending on the position of the switch 18.
plugged into the socket 10 on the front panel of the sig- Pin 1 is, of course, connected to the base electrode of
nal conditioner test set for testing the operation of the transistor 48 of the test module,
such. Pin 3 is connected directly to the positive bus-line 98,
The details of the test set are shown in FIG. 3 and in- 40 while pin 4 is connected directly to the common bus-
elude an input power supply 84 which is a 115 volt A.C. line 96.
signal that is fed to an input winding of a transformer Pins 2 and 5 are coupled to a double throw-double
86. Interposed between the source of power 84 and the pole switch, generally designated by the reference
input winding 86 of the transformer is a switch 88. The character 16. The double pole-double throw switch 16
output side of the transformer 86 is connected via leads is wired so that when it is in the lower position, which
90 and 92 to a full wave rectifier 94 which rectifies the occurs when there is a functional test being performed,
28 volt signal appearing on the secondary of the trans- terminal 2 is connected to a variable load resistor, gen-
former 86. The output of the full wave rectifier 94 is, erally designated by the reference character 124. The
in turn, coupled between line 96 and 98. Line 96 will variable resistive load 124 includes a rotatable arm 20
be referred to as the common lead throughout the cir- which is adapted to be connected to resistors 128 of
cuit. The power bus 98 has slightly in excess of 28 volts various values. When the switch 16 is in the functional
D.C. thereon. A trim pot 100 is connected in series test position terminal 5 is connected to the common
with the bus line 98 for reducing the voltage from the lead 96. When the double pole-double throw switch 16
full wave rectifier to approximately 28 volts. „ is in the upper position, which is referred as the capaci-
Connected between lines 98 and 96 is the yellow " tor test position, terminal 2 is part of an open circuit,
lamp 22, which when illuminated indicates that an A.C. whereas, terminal 5 is connected through the switch 16
signal is present. A filter circuit consisting of resistor to the variable resistive load 124.
102 and capacitor 104 is connected across leads 98 and In testing the operability of the module, first switch
96 for filtering the output of the full wave rectifier 94. ,- 16 is placed in the "UP" position for applying a D.C.
signal across leads 98 and 120. The switch 16 is placed
An auxiliary power supply 106 is connected across in the lower functional test position, wherein, the emit-
leads 98 and 96 so that such can be utilized instead of ter electrode 80 of the transistor 48 is coupled to the
the signal being supplied by the full wave rectifier 94. load resistors 128 by means of terminal 2 and switch
This auxiliary signal may be produced by any suitable
 65. 16. If the module is operating properly, by connecting
D.C. power supply. A lamp 24 is connected between an oscilloscope to the output terminal 13 a pulse wave
leads 98 and 96 after a switch 26 that is used to either form will be observed. If the module 118 is not operat-
select the output from the full wave rectifier or the ex- ing properly, then no pulse output will appear.
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Test switch 16 is then moved to the upper capacitor
test position for testing the capacitor 58 located in the
module 118. In this position the load, which comes
through switch 124, is connected to socket 5 of the sig-
nal conditioner tester and, if the capacitor 58 is operat- 5
ing properly, a pulse having a discharge characteristic
thereon will appear on the oscilloscope. If the capacitor
is shorted there will be no discharge shown on the wave
form. Furthermore, if the capacitor is open, there will
also be no discharge shown on the pulse. 10
The purpose of the multi-position load 128 is to en-
able simulation of various loads as closely as possible
to conditions encountered by the module under test.
While a preferred embodiment of the invention has
been described using specific terms, such description is 15
for illustrative purposes only, and it is to be understood
that changes and variations may be made without de-
parting from the spirit or scope of the following claims.
What is claimed is: 20
1. A system for testing components contained in a
signal producing module having a transistor with base,
emitter and collector electrodes, first, second and third
pins coupled to said electrodes respectively, a fourth
pin coupled to one side of a capacitor while the other 25
side of said capacitor is connected to said base elec-
trode of said transistor, said system comprising:
A. a housing having a front panel,
B. first, second, third and fourth sockets adapted for
receiving a correspondingly numbered pin of said 30
module for testing said module,
C. a variable resistance load having a first terminal
connected to ground,
D. switch means having a first and second operable
position, 35
E. said switch means when in said first operable posi-
tion coupling a second terminal of said variable re-
sistance load to said emitter electrode of said tran-
sistor by means of the second socket,
F. a signal generating circuit coupled between a ref- 40
erence terminal connected to ground and said third
socket for applying a signal to said collector elec-
trode of said transistor, said signal generator also
having means for applying a second signal between
said first terminal and said reference terminal,
G. an oscilloscope having a reference terminal con-
nected to ground and a testing terminal,
H. means for connecting said testing terminal of said
oscilloscope to said second socket when said switch
means is in said first operable position for produc-
ing a picture of the wave form appearing at said
emitter electrode, and
1. said switch means when in said second operable po-
sition connecting said second terminal of variable
resistance load to said one side of said capacitor by
means of the fourth socket and to said testing ter-
minal of said oscilloscope for testing the operability
of said capacitor.
2. The systems as set forth in claim 1, wherein said
signal generating means includes,
A. a D.C. power supply,
B. a pulse producing means, and
C. switch means for selectively coupling either said
D.C. power supply or said pulse producing means
to said module being tested.
3. The system as set forth in claim 1, wherein said
variable resistance load includes,
A. a plurality of resistors of different resistance val-
ues, and
B. a selective switch means for selecting one of said
resistors for determining the value of said resis-
tance load.
4. The system as set forth in claim 1, wherein said sig-
nal generating circuit includes,
A. an A.C. power supply,
B. a circuit including a full wave recitifer coupled to
said A.C. power supply generating a D.C. voltage,
and
C. an oscillator means coupled to said full wave recti-
fier for generating a chain of pulses.
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